This paper proposes the adaptive codeword ECC (Error Correcting Code) for NV-RAM (Non Volatile RAM) and NAND flash memory integrated SSD to improve the memory cell reliability by 3.6-times. In the proposed SSD, NV-RAM such as RRAM, PRAM and MRAM is used as write buffers ( Fig.1 and Table 1 ). 16 NAND channels operate at the same time while single NV-RAM chip operates. The NV-RAM write buffer compensates the 10-100 times performance gap [1] between the NAND flash memory and the SSD interface (Fig.2) and realizes the 10Gbps write. During the write, data are first stored in NV-RAM at 10Gbps. Then, data in NV-RAM are transferred to NAND with a sustained write speed of 2.6Gbps ( Fig.1(b) ). During the read, data output from NAND to the controller by bypassing NV-RAM ( Fig.1(c) ). At 10Gbps, the proposed SSD decreases the power consumption by 97%. DRAM is not suitable for write buffers since data in DRAM are lost in case of the power outage. In the proposed ECC, errors of both NV-RAM and NAND are corrected without circuit area overhead by sharing ECC circuits. The ECC codeword, the data unit where ECC is performed, is adaptively optimized for NV-RAM and NAND. The ECC codeword is 32KByte for NV-RAM and 2KByte for NAND. The acceptable raw bit error rate before ECC increases by 3.6-times without ECC circuit area/power consumption penalty.
In the proposed shared ECC (Fig.7) , ECC is performed twice for NV-RAM and NAND. The 1 st ECC encoding is performed before data input to NV-RAM. When data in NV-RAM are transferred to NAND, errors of NV-RAM are corrected in the 1 st ECC decoding. The 2 nd ECC encoding is performed before data are written to NAND. As data output from NAND, errors of NAND are corrected in the 2 nd ECC decoding. Because errors of NV-RAM and NAND are corrected independently, twice as many errors are allowed compared with the single ECC. The 1 st and the 2 nd ECC encoding may operate simultaneously if the input data are more than the capacity of NV-RAM. Thus, two separate ECC encoders are required. On the other hand, the 1 st and the 2 nd ECC decoding do not happen at the same time because the SSD read and write do not occur simultaneously. Thus, the ECC decoder is shared. The circuit area of the ECC encoder is less than one-tenth of the ECC decoder [5] . In the shared ECC, even if ECC encoders doubles compared with the single ECC, the circuit area of the overall ECC, encoders and decoders, increases less than 1%.
Proposed Adaptive Codeword ECC Scheme This paper also proposes the adaptive codeword ECC (Fig.8) .
Similarly to the shared ECC, the error correction is performed twice for NV-RAM and NAND. The ECC codeword of NV-RAM is larger than that of NAND to achieve a higher reliability. As the ECC codeword is larger, the acceptable raw bit error rate before ECC is larger (Fig.9) . As a drawback, the circuit area and the power consumption of the ECC decoder increase. Thus, the ECC codeword is maximized to enhance the reliability under the constraint of the circuit area and the power consumption [5] .
For the ECC of NAND, because 16 NAND channels operate to achieve a 10Gbps read, 16 ECC circuits are required. The codeword of NAND is 2KByte. On the other hand, in the ECC of NV-RAM, only one NV-RAM chip operates because the required speed is 2.6Gbps which is restricted by the 16 channel NAND write (Fig.8) . For the ECC of NV-RAM, only one ECC circuit is required and thus 16-times as much circuit area and power consumption are allowed compared with the ECC of NAND (Fig.10) . The codeword of NV-RAM is extended to 32KByte. As a result, the acceptable raw bit error rate before ECC of NV-RAM increases by 2.6-times (Fig.9) . The total acceptable raw bit error rate before ECC of NAND and NV-RAM increases by 3.6-and 1.8-times compared with the single ECC and the shared ECC, respectively. The ECC circuit area overhead is negligibly small because the same ECC decoder is used for NV-RAM and NAND.
Conclusions
An adaptive codeword ECC is proposed for the NV-RAM and NAND integrated SSD. Errors of NV-RAM and NAND are most efficiently corrected and the reliability improves by 3.6-times without circuit area overhead. By using NV-RAM as write buffers, the 10Gbps write is achieved with a 97% power reduction. (c) Table 1 Characteristics of the proposed SSD. Fig.3 Trend of number of NAND channels. As many as 68 NAND channels operate to write NAND chips at 10Gbps. Table 2 Comparison of single ECC, proposed shared ECC and proposed adaptive codeword ECC. Fig.9 Bit error rate after ECC vs. acceptable raw bit error rate before ECC. In the proposed adaptive codeword ECC, the acceptable raw bit error rate before ECC of NV-RAM increases by 2.6 times by increasing the codeword from 2K to 32KByte. ECC codeword. As the ECC codeword is larger, both the circuit area and the power consumption of the ECC decoder increase. In the single ECC or the shared ECC, the optimal codeword is 2KByte. In the adaptive codeword ECC, the optimal codeword is 32KByte. 
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